Low Power Single-Bit Cache Memory Architecture
نویسندگان
چکیده
منابع مشابه
High-Performance Low-Power Cache Memory Architectures
Recent remarkable advances of VLSI technology have been increasing processor speed and DRAM capacity. However, the advances also have introduced a large, growing performance gap between processor and main memory. Cache memories have long been employed on processor chips in order to bridge the processor-memory performance gap. Therefore, researchers have made great efforts to improve the cache p...
متن کاملReduction in Cache Memory Power Consumption based on Replacement Quantity
Today power consumption is considered to be one of the important issues. Therefore, its reduction plays a considerable role in developing systems. Previous studies have shown that approximately 50% of total power consumption is used in cache memories. There is a direct relationship between power consumption and replacement quantity made in cache. The less the number of replacements is, the less...
متن کاملReduction in Cache Memory Power Consumption based on Replacement Quantity
Today power consumption is considered to be one of the important issues. Therefore, its reduction plays a considerable role in developing systems. Previous studies have shown that approximately 50% of total power consumption is used in cache memories. There is a direct relationship between power consumption and replacement quantity made in cache. The less the number of replacements is, the less...
متن کاملCompressed tag architecture for low-power embedded cache systems
Article history: Received 9 June 2009 Received in revised form 5 March 2010 Accepted 30 April 2010 Available online 31 May 2010
متن کاملA Low-Cost, Power-Efficient Texture Cache Architecture
Texture mapping is a technique for adding realism to an image by mapping a texture image onto a surface. Realistic texture mapping requires large processing power and high memory bandwidth. Portable graphics devices, however, cannot afford large caches due to system requirements such as gate count limitations and low power. We propose employing a very small (128-512 bytes) texture cache between...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOP Conference Series: Materials Science and Engineering
سال: 2021
ISSN: 1757-8981,1757-899X
DOI: 10.1088/1757-899x/1116/1/012136